Greetings from IPC and Georgia Tech

Managing Power Integrity Status, Challenges and Opportunities

Madhavan Swaminathan Joseph M. Pettit Professor in Electronics School of Electrical and Computer Engg. Director, Interconnect and Packaging Research Center



NTERCONNECT and PACKAGING CENTER

an SRC Center of Excellence at Georgia Tech

Ouiline

Motivation

- Overview of the past (Boring)
- □ Challenges and Opportunities for the Future (most Interesting)

Power Distribution More than a Decade of Innovation with Many More to Come





SSN in High-Speed / High-I/O Packages and High-Speed Boards



Georgia Institute of Technology

Power Distribution Affects Operating Frequency FMAX (MHz)



SSN causes Jitter



Georgia Institute of Technology



Georgia Institute of Technology



Multi-layered Finite Difference Method (M-FDM) High Frequency Signal and Power Integrity Analysis Helmholtz Equation (Differential Form)

$$(\nabla_T^2 + k^2)u = -j\omega\mu dJ$$

Five point Finite Difference Approximation



Coupling to Signal lines

Proprietary Signal Referencing Method

Preserves sparse matrix

Model return currents and coupling



Scalability, Memory and Timing



IBM 8 Layer Flip Chip Package



	Subclass Name	Туре	1	Material		Thickness (UM)	Conductivity (mho/cm)	Dielectric Constant	Loss Tangent	Negative Artwork	Shield	Width (UM)	Impedance	
Ī		SUBEACE		AIR								• 7	<u>.</u>	G
t	TOP		-	COPPER	-	16	580000	1 000000	0			25.0		
f		DIFLECTRIC	+	ABE GX13	-	33	000000	3 200000	0.0035			20.0		- Li
F	FC3	CONDUCTOR	-	COPPER	+	13	580000	3.200000	0.0035			25.0		1
		DIELECTRIC	-	ABF G×13	-	33	0	3.200000	0.0035					Ċ
	FC2	CONDUCTOR	-	COPPER	-	21	580000	3.200000	0.0035			25.0		1
		DIELECTRIC	+	ABF G×13	+	33	0	3.200000	0.0035					1
	FC1	CONDUCTOR	+	COPPER		21	580000	3.200000	0.0035			50.0		ŝ
		DIELECTRIC	-	BT 679FG	-	400	0	4.200000	0.0035					i
	BC1	CONDUCTOR	-	COPPER	-	21	580000	4.200000	0.0035			50.0		i
		DIELECTRIC	-	ABF G×13	•	33	0	3.200000	0.0035					i
	BC2	CONDUCTOR	-	COPPER	+	13	580000	3.200000	0.0035			25.0		i
		DIELECTRIC	-	ABF GX13	-	33	0	3.200000	0.0035					ŝ
	BC3	CONDUCTOR	•	COPPER	-	13	580000	3.200000	0.0035			25.0		ŝ
		DIELECTRIC	+	ABF GX13	•	33	0	3.200000	0.0035					ŝ
8	BOTTOM	CONDUCTOR	•	COPPER	•	16	580000	1.000000	0			50.0		
ú	ш												>	J
I THE PARTY IS NOT THE	otal Thickness:	Initia [Cus	lize	Conductive Lay Values 1	ver D	ielectric: Die	electric Const	ant: Lo	ss Tanger	ıt:	Differ	rential Mo	ode de	

Allegre Expert: plasma.brd Project: .../.kome/bl/deutsch/paralle Place Edit View Add Display Setur Shape Logic Place Route Apalyze Mamfacture Tools Help Place Tools Tools Help Place Tools Tools Tools Help Place Tools Tools Help Place Tools Tools Help Place Tools Tools Help Place Tools Help P

Objectives
 Correlate Risetime, Delay
 NEXT and FEXT for the IBM
 Package
 All measurements done by IBM
 using TDR with top and bottom
 side probing

Courtesy: Alina Deutsch and Jason Morsey IBM Yorktown Heights

Georgia Institute of Technology

Measurement Set-up



TDR/TDT Set-up with 40ps pulse transition
 High Frequency probes and cables used

Courtesy: Alina Deutsch and Jason Morsey IBM Yorktown Heights

Georgia Institute of Technology

Far End Cross Talk (FEXT) Model to Hardware Correlation



Parameter	Measurement	Sphinx				
FEXT Amplitude	13.3mV	12.1mV				

Interconnect and Packaging Center: Vision and Roadmap to Achieving Integration using 3D IC and Packaging Technologies



Coupling of Electrical, Thermal and Mechanical Effects A Multi-Physics and Multi-scale Challenge



Signal Integrity



Power Delivery/DC/AC



ME ECE ME ECE -1039% -20← 20% (mm) -3013% -40Chip warpage 7% -50 No SiC (baseline) -60Standard processor -70Silicon Underfill -80interposer -90-1000 2 4 6 8 10 12 14 Diagonal distance from the center of the chip (mm)

Mechanical Stresses



Thermal Management

Joule Heating/Electro-migration

Georgia Institute of Technology

Electromagnetic Modeling of TSVs Multi-scale Challenge



Commercial Tools will choke due to the multi-scale geometries of these structures

Georgia Institute of Technology

Modeling of TSVs using an Integral Equation Based Meshless Approach



□ Computes frequency dependent RLGC parameters

Computes accurate coupling and loss occurring due to proximity effect

- Computes hot spots (current distribution)
- □ TSV position can be arbitrary

Georgia Institute of Technology

Uses Cylindrical Basis Functions – CMBF, AMBF, PMBF

Solves Electric Field Integral Equation

Uses Acceleration Methods



Using Modal Basis Functions to Extract Electromagnetic Properties of TSVs



TSV RLGC Parameter Extraction



Georgia Institute of Technology

Coupling between TSVs – The Variability Problem

TSV array Coupling

- 5x5 TSV array
- Length: 200um
- Diameter:20um
- Pitch: 50um
- Oxide thickness: 0.1um



Mutual Coupling between TSVs

- Mutual coupling reduced with increasing distance
- But doesn't Vanish



Crosstalk Waveforms – Low Vs High Resistivity Si

Coupling waveform at different TSVs (10S/m)

- the amplitude of the coupling waveform decrease with distance

- Configuration
- A voltage pulse is applied at TSV-1
- Pulse Rise and Fall time : 100ps
- Substrate conductivity: 10 S/m or 0.01 S/m

Voltage: 2V



The Long Tail Problem 😕

- the time constant of the waveform increase with distance



- Coupling waveform at different TSVs (0.01S/m)
 - the amplitude of the coupling waveform decrease with distance
 - the waveforms decay much faster in high resistivity substrate



Georgia Institute of Technology

Variability in TSV Performance

Configuration

- Each TSV is connected with a Random bit generator
- Bit sequences applied are different for each TSV
- Bit rate: 5Gbps
- Substrate conductivity: 10 S/m



All TSVs switching with a PRBS



Georgia Institute of Technology

Design of PDNs

Currently Practiced design approach

Achieve a low-impedance path from the power supply to the die



Two Sides of a Power Plane



- Provides low-impedance paths
- Forms a cavity resonator
- Induces return path discontinuity
- Requires decoupling capacitors
- Needs computationally expensive design procedures

A new approach for PDN design is needed!

Conventional Power Delivery Network



Georgia Institute of Technology

Power Transmission Line (1)



A. E. Engin and M. Swaminathan, "Power Transmission Lines: A New Interconnect Design to Eliminate Simultaneous Switching Noise," in Proc. ECTC, pp. 1139-1143, 2008

Georgia institute of rechnology

-may 2011

Power Transmission Line (2)



Georgia Institute of Technology

Limitation of Power Transmission Line(1)

DC drop on PDN due to DC resistance



Georgia Institute of Technology

Limitation of Power Transmission Line(2)









→ I/O driver per PTL will double the # of lines on PCB

Georgia Institute of Technology

Limitation of Power Transmission Line (3)

□ Varying DC Level on PDN when extended to multi-bit I/Os



Constant Current PTL (1)



Georgia Institute of Technology

Constant Current PTL (2)

□ Constant current power transmission line (CC-PTL)



Test Vehicles



Georgia Institute of Technology

Modeling and Simulation



Measurement Setup



- The dummy path is implemented outside the chip due to the limitation of using an off-the-shelf chip
- AC coupling capacitor is used
 - to suppress the DC current flow
 - to provide bias for the oscilloscope



• The supply voltage of 2.5V is used for the plane-based TV, while 3.47V is used for the PTL-based TV.



- The same supply voltage of 2.5V is used for both test vehicles.
- Mismatch between the signal line and load termination is negligible so that the source termination could be omitted.

RMS and P-P Jitter Comparison



- □ PTL: Both RMS and P-P Jitters have relatively monotonic behavior.
- Power plane: Both RMS and P-P Jitters have non-monotonic behavior, having local peak values at the frequencies of power/ground plane resonances.

Summary for Power Transmission Line

- The first demonstration of the CCPTL scheme has been presented A High Impedance PDN based concept
- **Reduces decoupling capacitors required (not shown)**
- □ Simulations are done to model the test vehicle in both frequency and time domains.
- □ Based on measurements, using the CCPTL scheme
 - o improves the eye height by 15.1% and p-p jitter by 36.3% with source termination
 - o improves the eye height by 17.9% and p-p jitter by 25% with source termination
- The power consumption issue needs to be addressed
- <u>This is being addressed through Constant Voltage Power Transmission</u>
 <u>Line concept ongoing work</u>

Mixed Signal Design Group @ GT



epsilonlab.ece.gatech.edu

Georgia Institute of Technology

Mar 2011