



SEMINAR

“Considerations for Advancing Technology in Computer System Packaging”

Dale Becker, Ph.D.
IBM, Poughkeepsie, NY, USA
wbecker@us.ibm.com



April 28, 2015

**11,00 – 12,30 – DET Conference Room – 5th floor
Politecnico di Torino, C.so Castelfidardo 42/a - Torino**

ABSTRACT

In this era of smart computing, big data and deep analytics define the architecture of computers and the software that runs on these systems. The hardware technology is evolving to support the needs of the systems under the constraints of decreasing cost per performance metric, increasing bandwidth per unit area and constant power per unit volume from one generation of systems to the next. To meet these constraints, the trade-offs of proposed solutions need to be evaluated. As a pair of examples, 3D integration provides the possibility of higher compute density and data bandwidth at the challenge of maintaining power density and cost constraints, and integrated voltage regulation provides the possibility of maintaining power density with the challenge of maintaining compute density and cost constraints. This presentation will discuss the application of new technology that address design challenges and the tradeoffs that are encountered.



Dale Becker received the B.E.E degree from the University of Minnesota, M.S.E.E. from Syracuse University and the Ph.D. from the University of Illinois at Urbana Champaign. He is a Distinguished Engineer in IBM Systems and Technology Group and a member of the IBM Academy of Technology. He is the System Electrical Architect for the IBM POWER and System Z Enterprise Systems. His responsibilities include designing the high-speed channels to enable the computer system performance and the power distribution networks for reliable operation of the integrated circuits that make up the processor subsystem. Dr. Becker is the Chair of the IEEE EPEPS 2014 Conference and co-chair of the IEEE EMCS embedded conference on SIPI TPC. He has over 25 patents on electrical design of computer systems and has presented over 75 papers in refereed journals and international conferences covering many aspects of electrical computer system design including power distribution analysis and design and modeling of signal and power distribution networks. He is a Fellow of IEEE, an iNEMI Technical Committee member and a member of IMAPS and SWE.

For further information please contact:

Prof. Flavio Canavero
DET – Politecnico di Torino
C.so Duca degli Abruzzi 24 - 10129 Torino
E-mail: flavio.canavero@polito.it